In this article, we report the optimization of ohmic contact formation on AlGaN/GaN on low-resistivity silicon. For achieving this, a strategy of uneven AlGaN/GaN was introduced through patterned etching of the substrate under the contact. Various pattern designs (holes, horizontal lines, vertical lines, grid) and varied etch depth (above and below the 2-D electron gas) were investigated. Furthermore, a study of planar and nonplanar ohmic metallization was investigated. Compared to a traditional fabrication strategy, we observed a reduced contact resistance from 0.35 to 0.27 · mm by employing a grid etching approach with a "below channel" etch depth and nonplanar ohmic metallization. In general, measurements of "below channel" test structures exhibited improved contact resistance compared to "above channel" in both planar and nonplanar ohmic metallization. Index Terms-Above and below two-dimensional electron gas (2DEG) channel etching, AlGaN/GaN high electron mobility transistors (HEMTs), annealing temperatures, contact resistance, contact roughness, contacts, gallium nitride (GaN) HEMTs, GaN on low-resistivity (LR) silicon, metal morphology, ohmic contacts, patterned etching, planar and nonplanar ohmic surfaces, recessed ohmic contacts.
(μ n ∼ 2000 cm 2 /s) of the two-dimensional electron gas (2DEG) channel formed by an AlGaN/GaN interface. The ability to grow defect-free GaN on large silicon wafers also makes this technology more economic, while maintaining high performance [1] . However, one of the many factors that limit the performance of GaN high-electron-mobility transistors (HEMTs) is the requirement of low ohmic resistance, smooth surface morphology, and thermal stability for high-temperature performance [2] . This article reports on the optimization of ohmic contact formation on GaN-on-lowresistivity (LR) Si substrate.
Several approaches have been adopted to try to reduce access resistance to an AlGaN/GaN interface. Ti/Albased metal schemes like Ti/Al/Ni/Au, Ti/Al/Mo/Au, Ta/Ti/Al/Ni/Au, Ti/Al/Ta/Au, and Ti/Al/Ti/TiN annealed at elevated temperatures have been successfully demonstrated to reduce contact resistance [3] [4] [5] [6] [7] . The recess of the barrier layer at the drain and source has also proven to be successful [8] , [9] . Regrowth of n-type GaN is so far the most effective way to reduce ohmic contact resistance; however, the procedure is currently cost-prohibitive and adds significant complexity to the fabrication process. The n-type doping in the source and drain is also effective but requires extremely high anneal temperatures of the ohmic contacts compared to conventional schemes and can be similarly expensive.
In this article, the characteristics of contact resistance are studied by creating an uneven AlGaN/GaN interface (barrier recess) through etching different patterns into the substrate. Two different etch depths were considered in this 0018-9383 © 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See https://www.ieee.org/publications/rights/index.html for more information. I  SUMMARY OF SAMPLES USED IN THIS ARTICLE. EACH SET HAS VARIED ETCH DEPTH, METALLIZATION, AND CONTACT ROUGHNESS.  AN ILLUSTRATIVE CROSS SECTION OF THE OHMIC CONTACT IS PROVIDED FOR EACH SET experiment; above and below the 2DEG channel, and different etch patterns, holes, vertical lines, horizontal lines, and a grid. Furthermore, differences in resistance for planar and nonplanar ohmic contact for above channel etch formation was measured. This is the first time such an experiment has been reported for GaN-on-LR Si.
II. EXPERIMENTAL
The epitaxial layer structure used in this article is as shown in Fig. 1 . Growth of AlGaN/GaN was done on a 1-mm-thick silicon substrate by metal-organic chemical vapor deposition (MOCVD). This process starts with the growth of a GaN stress management layer of 3880 nm followed by a carbon-doped buffer layer of 1450 nm and the formation of an 18-nm Al x Ga 1−X N (X = 0.26) and 2-nm GaN cap layer. The sheet resistance of 475.4 / , the carrier density of 7.41 × 10 12 cm −2 , and mobility of 1770 cm 2 /Vs were obtained through Hall measurement of van der Pauw (VDP) structures. Fig. 2 shows the different etching patterns investigated. First is a hole pattern consisting of 1 × 1 μm holes with 1-μm separation. Second is a horizontal line pattern of size 2 × 146 μm lines separated by 2 μm. Next is a vertical line etch pattern of the same geometry perpendicular to the direction of current flow and last a combination of horizontal and vertical etching to form a grid pattern. Additionally, a control contact with no etching was included for comparison purposes. The contact resistance of each approach was determined using the transmission line measurement (TLM) method. Table I shows the sample sets prepared for this experiment; each set has four samples for different annealing temperatures (790 • C, 810 • C, 830 • C, and 850 • C), and in total, 16 samples were fabricated. Each sample had four etch patterns, as mentioned above, with a control of no etch pattern and two VDP structures for Hall measurements. All the samples were processed together and taken from the same wafer to mitigate parameter dispersion. Sets I and III were tested for above 2DEG channel etching and sets II and IV for below 2DEG channel etching. Also, experiments were designed to compare between a planar and nonplanar ohmic surface. Planar ohmic pads (sets I and II) were fabricated by filling the etched trenches under the ohmic contact with Ti metal with the thickness depending on the etch depth. Whereas, for the nonplanar contacts (sets III and IV), there was no additional deposition of Ti metal to fill the trenches, resulting in an uneven metal surface on top of the contact. An ohmic metal stack of Ti/Al/Ni/Au (20/120/40/50 nm) was used. This is illustrated by the cross-section schema of each contact formation type in Table I .
III. FABRICATION
All fabrication was done using e-beam lithography, and samples were prepared in parallel with each other. Samples in sets I and III were etched using SiCl 4 in an Oxford Instruments PlasmaLab system 100 reactive ion etching (RIE) with RF power of 200 W for above channel etching and samples in sets II and IV for below channel etching. Etch depths of 8 and 50 nm were achieved, and verified using atomic force microscopy (AFM). For deposition of Ti into the trenches of sets I and II, a lithography step was designed for the Ti metal lift-off process using electron-beam evaporation. The thickness of the Ti filled in the etched area was matched to the depth measured by AFM to produce a planar surface. AFM and optical analysis during the fabrication process verified that the resist profile matched that of the etch, and no gaps were observed. For samples without additional Ti deposition (sets III and IV), both etching and ohmic metallization were carried out in a single lithography step, producing a nonplanar surface. Ohmic metals were deposited using electron-beam evaporation, and all sets of samples were metalized at the same time. Isolation of the TLMs was achieved via a mesa etch around the test structures, using inductively coupled plasma (ICP) and Cl 2 /Ar chemistry. Last, the ohmic contacts were annealed under vacuum using rapid thermal annealing (RTA) at four different temperatures of 790 • C, 810 • C, 830 • C, and 850 • C for 30 s. Fig. 3 shows AFM scans for each etch pattern after metallization for nonplanar contacts. The roughness values of all four temperatures annealed for each pattern and etch depth along with the control sample are presented in the sixth column of Table I . Samples annealed were rougher (50-110 nm) than the other pattern etching studies (19-43 nm) [10] . This might be due to the etching of the AlGaN interface or the use of the Ti/Al/Ni/Au ohmic metal stack. Furthermore, there was no clear difference in roughness between planar and nonplanar ohmic surfaces, most likely due to the metal reflow in nonplanar structures. Roughness increased with annealing temperature for all samples, as could be expected. The roughness of annealed Ti/Al/Ni/Au ohmic metal stack is often reported to be much higher than a Ti/Al/Mo/Au or Ti/Al/Ti/Au due to the Ni-Al alloy aggregation in some areas [11] . Fig. 4 shows the measurement of contact resistance with annealing temperature for different etch depths, etch patterns, planar contacts, and the control design. Above channel etching is represented by a black solid line, and below channel etching is represented by black dashed line. Above channel etching showed greater contact resistance (0.424-0.616 · mm) in general, compared to below channel etching (0.348-1.157 · mm), except in the grid and vertical etch pattern designs. Below channel etching for both vertical and grid patterns showed some unusual behavior. For vertical etching, there was a sudden dip in the contact resistance at 810 • C, and for grid etching, there was a sudden rise in contact resistance at 810 • C. These anomalies might be due to ohmic roughness or impurities in GaN, which contribute toward contact resistance. In comparing all above channel etchings, the hole pattern exhibited a lower contact resistance in general (0.424-0.477 · mm) compared to horizontal (0.535-0.555 · mm), vertical (0.572-0.607 · mm), and grid etching patterns (0.512-0.616 · mm). For below channel etching patterns, hole etching exhibited lower contact resistance (0.348-0.418 · mm) in general compared to horizontal (0.488-0.511 · mm), vertical (0.581-0.870 · mm), and grid (0.4-1.157 · mm). By comparing this to the control sample, a contact resistance of 0.332-0.455 · mm was achieved, which showed better performance than above or below etching with planar ohmic surfaces. Fig. 5 shows the measurement of contact resistance with annealing for the nonplanar samples. Above channel etching is represented by a red solid line, and data of below etching is represented by a red dashed line. Above channel etching showed higher ohmic contact resistance (0.475-1.136 · mm) compared to below channel for nonplanar ohmic surfaces (0.278-0.755 · mm). Comparing to other above channel etching, hole etching (0.475-0.804 · mm) performed better in general than horizontal etching (0.93-1.136 · mm), vertical (1.077-1.094 · mm), and grid etching (0.603-0.865 · mm), despite the unusual spike at 810 • C. Below channel etching with a grid design (0.278-0.455 · mm) performed better than hole (0.502-0.716 · mm), horizontal (0.482-0.68 · mm), and vertical etching (0.509-0.755 · mm). By relating these results to the control sample, an average contact resistance of 0.35 to 0.41 · mm was achieved. The contact resistance of 0.27 · mm was observed for a grid-patterned ohmic contact employing below channel etching, and an annealing temperature of 830 • C. By comparison, the lowest contact resistance measured for TLMs without etching was 0.32 · mm, annealed at 790 • C. Since the annealing temperature only differed by 20 • C, it is possible that a contact resistance of less than 0.27 · mm was achieved between the annealing temperatures of 810 • C and 850 • C.
IV. RESULTS AND DISCUSSION
The concept of an irregular AlGaN layer underneath the ohmic metal was proposed to reduce contact resistance lower than the limit found in control structures. First, patterned etching removes the irregular surface oxide layers and the pollutants by the etching process, which attributes to the lowering the contact resistance [12] . Second, patterned AlGaN increases 2DEG concentration by creating fringes near the edges of the etched AlGaN and high-density 2DEG located just outside these regions [13] , [14] . Third, due to more sidewall area, the Ti will react with AlGaN to form TiN (which has lower work function than Ti), facilitating the direct carrier transport between metal and 2DEG [15] . The improved tunneling effect through N vacancies can be explained by the following equations:
Through plasma etching, N vacancies are created at the surface of AlGaN [10] , [14] , which increases the donor doping concentration N d and electric field E 00 , (3) . Thus, increasing the tunnel current J t and reducing the contact resistance R C , (1) and (2). In the above channel etch, the electron tunneling between the ohmic metal and channel is low due to the thick barrier underneath, contributing to higher contact resistance. Nonplanar surface ohmics demonstrate this behavior, whereas, in planar surface ohmics, this is improved, which may be due to the extra filling of Ti in the trenches, which could have reduced the barrier height. This shows the importance of Ti thickness with respect to the AlGaN thickness. In below channel etching, we find that the nonplanar ohmic surface performed much better than the planar surface; extra filling of Ti metal in the etched area did not show any significant improvement in the contact resistance. Some previous research [9] , [14] has shown etching below the 2DEG channel, in the case of a single recess ohmic contact, to exhibit high contact resistance. Although the barrier height is low, the absence of the 2DEG channel underneath the contact limits carrier tunneling to a smaller region around the sidewall of the recessed barrier. Other work [15] , [16] has shown that etching below the channel enhances ohmic performance. This difference is reportedly due to the sidewall angle, metal coverage, and metallization. In our case, several small areas are etched under the contacts, and thus, tunneling is likely to occur around the sidewall of each etched region, achieving lower contact resistance. Overall, the below channel etch pattern with an increased sidewall area exhibited lower contact resistance. When comparing the grid pattern to others tested, it is also possible that the improvement in contact resistance observed is due to the increased sidewall area in the transfer length region of the contact alone. This method of pre-etching the substrate prior to metallization is simple and noninvasive.
V. CONCLUSION
In this article, we have investigated the optimization of ohmic contact formation on GaN on LR silicon through patterned etching of the AlGaN/GaN substrate at two different etch depths and four annealing temperatures. A grid pattern etched below the 2DEG channel produced the lowest ohmic contact resistance observed (0.27 .mm). Using a grid pattern produces an increased exposed sidewall area and is most likely the cause of reduced contact resistance. Below channel etching also exhibited lower contact resistance compared to above channel etching. Furthermore, the use of extra Ti metal in the etched trenches to produce a planar surface showed a reduction in contact resistance for above channel etching, but not for below channel etching. These results indicate that etching beneath contacts can be a relatively simple method to reduce contact resistance, which will benefit RF and power devices based on GaN on LR silicon. While devices in this article were produced using e-beam lithography, such etching can also be easily achieved with photolithography. Further optimization of etching pattern design could yield even greater improvements, such as a tapered profile to maximize the sidewall area.
